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Abstract The effect of oxygen anneal on the electrical
characteristics, especially on the current transport mecha-
nism, of Al2O3 films in the thickness range of 10–30 nm
was examined in detail. The analyses were performed at
electric fields of B2.5 MV/cm to effectively address the
reliability of Al2O3-based devices operating in the low
electric field regime. The general conduction mechanism
equations were used to simulate the expected current
density (J) values for a given electric field (E) range. The
characteristic linear plots of the conduction mechanisms
were then used to compare the experimental and simulated
data to identify the most probable mechanism occurring in
the dielectric. Parameters like barrier height and activation
energy were extracted from the fit. It was found that oxy-
gen anneal has profound effects on the electrical properties
of Al2O3 films, with annealed films demonstrating a dif-
ferent conduction mechanism than their unannealed coun-
terparts, along with significant improvement in the leakage
current and barrier height. This kind of analyses will help
optimize the process conditions for Al2O3 deposition and
provide an optimal range for device operation, thus
improving the reliability of Al2O3 films for applications in
CMOS logic and Flash memory.
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Introduction
Over the past few decades, the key to the continuous
improvement in the performance of the ‘‘work horse’’ of
the semiconductor industry, i.e., MOSFET has been scaling
(Wilk et al. 2001; He et al. 2011; Robertson 2006). In
1974, when Robert Dennard and his team (Dennard et al.
1974) proposed a set of rules to scale the various device
parameters for improved performance, little did they know
that it will revolutionize the silicon industry. Throughout
this period of extensive scaling, the performance and power
specifications of the integrated circuit (IC) were effectively
achieved (Robertson 2006), thus allowing the cost per chip
to reduce drastically. Hence, the ICs essentially remained a
Si-based CMOS technology. However, as scaling contin-
ues, (a) SiO2, used as the gate dielectric, approaches its
fundamental limit on physical thickness causing an
increase in gate leakage current due to direct tunneling (He
et al. 2011, Lee et al. 2006, Kim and Lee 2005), (b) short-
channel effects start to dominate (Lee et al. 2006) and
(c) current lithographic methods are challenged with the
need of light sources with shorter wavelengths (Robertson
2006), thus questioning the device reliability at lower
technology nodes and halting any improvement in the
device performance. As performance enhancement through
geometrical scaling becomes more challenging and
demand for higher functionality increases, there is tre-
mendous interest and potential to explore alternative gate
stack technology, namely the high-j dielectrics (Wilk et al.
2001). Over the last decade, traditional SiO2 has been
replaced with SiOxNy and then Hf-based high-j gate
dielectrics in an effort to reduce the excessive tunneling
leakage current at the gate (Robertson 2006, Lee et al.
2006, Kim and Lee 2005). Some of the critical require-
ments of a gate dielectric include (Wilk et al. 2001, He
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et al. 2011, Robertson 2006, Jones et al. 2005), (a) thermal
stability to withstand the high-temperature CMOS process
flow, (b) high-quality silicon–insulator interface, (c) high
band offset with Si to reduce carrier injection, d) high ‘j’
value to support future scaling of the gate dielectric and
(e) low gate leakage.
Hf-based dielectrics, HfO2 for example, has been chosen
to replace SiO2 due to its high ‘j’ value (25) and good
thermal stability with Si (Lee et al. 2006). However, HfO2
has a lower bandgap (5.8 eV) compared to SiO2 (9 eV) and
also crystallizes at a lower temperature (Robertson 2006,
Bouazra et al. 2008) aiding leakage currents. Reducing the
leakage current without degrading the carrier mobility is
yet another challenge. It is reported (Lee et al. 2006) that
mobility can be enhanced by thinning of the gate dielectric,
in turn resulting in increased gate leakage.
Another important application of high-j dielectric is its
use as an inter-poly dielectric (IPD), a.k.a blocking
dielectric, in flash memory technology to improve the
capacitive coupling for higher performance and reduce the
gate leakage for better memory retention and low power
dissipation (Kim and Lee 2005). As the name suggests, the
blocking dielectric is used to block the leakage of the
stored charge from the floating gate of a flash memory. Use
of high-j dielectrics (hence, larger physical thickness) as
blocking dielectric can effectively reduce the charge
leakage and withstand higher operating voltages, thereby
enhancing the programming and erasing speeds of the flash
memory. Integration of non-volatile memory (NVM)
within CMOS requires cell area scaling and voltage scal-
ing, which is performed by scaling the inter-poly dielectric
(IPD) (Wellekens et al. 2007). Since the traditional SiO2
has reached its physical limit, high-j dielectrics are the
next best thing to be used as IPD. The ITRS 2011 roadmap
includes high-j dielectrics as part of the Flash Memory
Technology Requirements, to be used as an IPD, for the
coming decade (International Technology Roadmap for
Semiconductors 2011).
Among the available high-j materials, Al2O3 is con-
sidered to be one of the most suitable candidates for high-
performance memory, embedded flash and DRAM appli-
cations (Wilk et al. 2001; Lee et al. 2006; Kim and Lee
2005; Wellekens et al. 2008). It has been suggested in
literature (Kolodzey et al. 2000) that sputterred Al2O3 has
an increased capacitive coupling and performance com-
pared to conventional SiO2. Al2O3 is found to be immune
to erase saturation and its memory retention capability is
superior to that of HfO2 (Wellekens et al. 2007). It is
chemically and thermodynamically stable and forms an
atomically abrupt interface with Si (Afanas’Ev et al. 2002),
making it a suitable replacement for SiO2. Al2O3 has a
large band gap (&8.7 eV) (Robertson 2006; Kolodzey
et al. 2000) and higher crystallization temperature
compared to HfO2 (Robertson 2006; Bouazra et al. 2008)
and proven electrical characteristics. Hence, it is rightly
being pursued for use as blocking dielectric in flash
memories (Dutta et al. 2011). Fig. 1 shows a schematic of
a gate stack structure used in flash memory.
The study of current transport mechanism of the gate
dielectric provides valuable insight into the reliability
characteristics of the devices (Kim and Lee 2005; Bouazra
et al. 2008; Lee et al. 2004). Hence, a proper understand-
ing of the mechanisms in the high-j dielectrics for flash
memory and CMOS logic applications is necessary for a
better design.
In this paper, we report the current transport mecha-
nisms observed in Al2O3 thin films in the thickness range
10–30 nm. It has been reported in literature (Wellekens
et al. 2008) that increased retention in NVM is achieved
using a thicker Al2O3 IPD. So understanding the current
transport mechanism in this thickness range is critical. We
also analyze the effect of oxygen anneal on the current
transport mechanisms and the electrical characteristics of
Al2O3 thin films in the electric field regime B2.5 MV/cm
to effectively address the reliability concerns of Al2O3-
based devices, operating under low electric fields, specifi-
cally for CMOS logic and flash memory applications.
Experiments
The MOS capacitors used for analysis were fabricated on
p-Si (100) substrates with a resistivity of 0.01–0.02 X cm.
After RCA clean, thin Al2O3 films were deposited by
physical vapor deposition with an oxygen flow rate of
25 sccm and with target powers of 500 and 1000 W, at
room temperature. Thickness and refractive index of the
films were measured by Spectroscopic Ellipsometer (SE
800). This was followed by a post-deposition anneal (PDA)
on selected samples. Finally after an aluminium gate
metallization of all the samples, the devices were ready for
electrical characterization. The unannealed Al2O3 samples






Fig. 1 Schematic of flash memory gate stack structure
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transport mechanism. The PDA was carried out in oxygen
ambient at 1000 C for 15 s. A high PDA temperature is
desired as it improves the program/erase performance
(Wellekens et al. 2008).
The I–V characteristics were measured using Keithley
4200 SCS fully shielded probe station with triax chuck.
The high-temperature I–V characteristics were measured
for the samples in the voltage range 0–3 V. The mea-
surements were conducted at different temperatures -25,
50, 100, 150 and 200 C. Table 1 summarizes the process
conditions of the Al2O3 samples that were used for
analysis.
Results and discussions
The current-voltage (I–V) characteristics of a dielectric can
be influenced by different conduction mechanisms each
dominating in a certain temperature and voltage range.
Some of the possible mechanisms that can occur in a
dielectric include Schottky emission, Frenkel–Poole emis-
sion, Fowler-Nordheim, Space Charge Limited and Ohmic
conduction (Sze 2010).
Table 2 summarizes the different possible relation
between current density (J) and the electric field (E). The
relations govern the conduction mechanism in a dielectric.
The table also gives the characteristic linear plots for each
mechanism. These conduction mechanism equations were
used to simulate the expected ‘J’ values for a given ‘E’
range. Table 3 gives the values of constants used in sim-
ulation. The characteristic linear plots were then used to
compare the experimental and simulated data to identify
the most probable mechanism occurring in the dielectric.
Certain dielectric parameters like Schottky barrier height,
space charge power number were extracted from the fit and
discussed.
Sample 1
The J vs. E plots of the MOS capacitors from sample 1,
measured at different temperatures, are shown in Fig. 2.
The plots show three regions (B1 MV/cm, 1–1.7 MV/cm
and 1.7–2.4 MV/cm) of dependence of the current density
on the applied electric field. This is due to different con-
duction mechanisms governing each of those regions. The
equations of some of the commonly occurring conduction
mechanisms were used to simulate a fit and analyze the
experimental data in each of the three regions.
1. Conduction in region 1 (B1 MV/cm): Figs. 3, 4 show
the comparison of the experimental data with Frenkel–
Poole and Ohmic conduction mechanisms. We can see
that the experimental and simulated data do not fit. At
electric fields B1 MV/cm the experimental data match
best with the Schottky emission. Fig. 5 shows the
comparison of the characteristic Schottky plots of both
experimental and simulated data at two different
temperatures. It has been reported (Cimpoiasu et al.
2004) that for a dielectric at room temperature, a
barrier height of C1.5 eV is sufficient to suppress the
thermionic current, in turn reducing the leakage. The
Schottky barrier height, /B obtained from the above fit
is 1.35 ± 0.25 eV, which is close to the desired value.
Also interesting to note is that this value is higher
compared to the value (0.78 eV) reported for Al2O3in
literature for a thickness range for 100 nm
Table 1 Process data for samples fabricated with different thick-
nesses and annealing conditions
Sample Thickness (nm) Refractive index Annealing condition
Sample 1 12.7 1.65 15 s, 1000 C in O2
Sample 2a 27 1.6 Unannealed
Sample 2b 24 1.7 15 s, 1000 C in O2
Table 2 Basic current transport mechanisms (Jones et al. 2005; Sze
2010; Perera et al. 2003; Chiu 2006)
Mechanism J–V relation Linear plot
Schottky emission






























J  En ln(J) vs. ln(E)
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Table 3 Constants used in Simulation (Jones et al. 2005; Bouazra
et al. 2008; Lu et al. 2006)
Parameter Value
Boltzmann constant (kB) 1.38 9 10
-23 J/K
Electron charge (q) 1.602 9 10-19 C
Permittivity of free space (0) 8.854 9 10
-14 F/cm
Dielectric refractive index (n) 1.65
Dynamic permittivity (d) n
2
Free electron mass (m0) 9.1 9 10
-31 Kg
Effective electron mass of dielectric (m*) 0.35 9 m0
Richardson constant (A*) 120½m
m0

Barrier height (/B) To be extracted from fit
Electron activation energy (DEae) To be extracted from fit
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(Mikhaelashvili et al. 1998). It is most possible that the
PDA at a high temperature has increased the bandgap
and band offsets of Al2O3, resulting in an increase in
barrier height, thus reducing the leakage current
(Wellekens et al. 2007; Cimpoiasu et al. 2004).
2. Conduction in region 2 (1–1.7 MV/cm): In this region,
the current density of the device seemed to satisfy a
power law relation with the electric field, given by,
J / En ð1Þ
The above relation suggests the presence of the Space
charge limited mechanism. The power number, n can be
calculated from the slope of this plot. In general, n & 3 for
dielectrics with traps (Perera et al. 2003). However, the
average power number obtained from the simulated fit of
experiment data is n = 1.41. A lower power number indi-
cates a reduction in the space charge current in this region.
This reduction can be attributed to the injection of charge
carriers at the gate electrode–dielectric interface (Perera
et al. 2003). This mechanism can degrade data retention and
must be carefully addressed. Fig. 6 shows the Space charge
fit for the measured data in region 2. Figs. 7 and 8 show the
mismatch of experimental data with Frenkel–Poole and
Ohmic conduction mechanisms in this region.
3. Conduction in region 3 (1.7–2.4 MV/cm): The Fren-
kel–Poole and Schottky mechanisms do not match
with the experimental data (see Figs. 9 10). In this
region, the experiment data fit best with the Ohmic
conduction mechanism. The electron activation energy
obtained from the fit is 0.98 ± 0.2 eV. Figure 11
shows the fit for experiment data at two different
temperatures in region 3. The tail observed in the plot
is presumably the transition from and/or to another
mechanism.
Fig. 2 J vs. E characteristics of sample 1 measured at different
temperatures
Fig. 3 Comparison of experimental data with possible conduction
mechanisms in region 1 of sample 1. The mismatch for Frenkel–Poole
with measured data is shown
Fig. 4 Comparison of experimental data with possible conduction
mechanisms in region 1 of sample 1. The mismatch for Ohmic
conduction with measured data is shown
Fig. 5 The lnðJ=T2Þ vs. ﬃﬃﬃEp linear Schottky plots at different tem-
peratures at electric fields B1 MV/cm. Also shown are the simulated
fits for the data in this region
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Fig. 6 Space charge plots [ln(J) vs. ln(E)] of measured data and
the corresponding linear fits in the region 1–1.7 MV/cm
Fig. 7 The mismatch of experimental data with Frenkel–Poole
mechanism in region 2 of sample 1
Fig. 8 The mismatch of experimental data with Ohmic conduction
mechanism in region 2 of sample 1
Fig. 9 Comparison of experimental data with possible conduction
mechanisms in region 3 of sample 1. The mismatch for Frenkel–Poole
with measured data is shown
Fig. 10 Comparison of experimental data with possible conduction
mechanisms in region 3 of sample 1. The mismatch for Schottky
emission with measured data is shown
Fig. 11 The J vs. E linear Ohmic plots in the region 1.7–2.4 MV/cm.
Simulated ohmic plots fit best in this region
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Sample 2a
Sample 2a is an unannealed sample (see Table 1). The J vs.
E plots of the sample, measured at different temperatures,
are shown in Fig. 12. The plots show two regions
(B0.8 MV/cm and 0.8–1.1 MV/cm) of dependence of the
current density on the applied electric field. The Frenkel–
Poole mechanism and the Ohmic conduction do not match
with the data in the entire region of analysis from 0 to
1.1 MV/cm (see Figs. 13, 14).
The experimental data fit with the Schottky emission in
the region B0.8 MV/cm. Fig. 15 shows the experiment and
simulated Schottky plots. However, for the region
0.8–1.1 MV/cm, there are no fit available. So it is most
likely that multiple mechanisms are at play, though the
reason is unknown at this point.
Sample 2b
The J vs. E plots of the annealed sample, measured at
different temperatures, are shown in Fig. 16. Interestingly,
we can see a single region (0.4–1.7 MV/cm) of discernible
dependence of the current density on the applied electric
field. It is possible that a single type of current transport
mechanism is dominating in this sample through out the
applied voltage range. Also, the current density of the
annealed sample 2b is an order of magnitude less compared
to the unannealed sample 2a.
Initially when Al2O3 film is deposited at room temper-
ature, it is in amorphous state. A thermal anneal leads to a
gradual ordering and densification of the film (Afanas’Ev
et al. 2002; Cimpoiasu et al. 2004). Thus, the oxygen
anneal resulted in lesser number of defects or traps,
Fig. 15 The lnðJ=T2Þ vs. ﬃﬃﬃEp plots of experiment and simulated data
at different temperatures in the electric field region B0.8 MV/cm
Fig. 12 J vs. E characteristics of sample 2a at different temperatures
Fig. 13 Comparison of the experimental data with possible mecha-
nisms in sample 2a. The mismatch for Frenkel–Poole with measured
data is shown
Fig. 14 Comparison of the experimental data with possible mecha-
nisms in sample 2a. The mismatch for Ohmic conduction with
measured data is shown
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reducing the leakage current (Aguado et al. 2007; Paskal-
eva et al. 2002).
Since the electric field is very low (B2 MV/cm) and the
films are thick enough (24 nm), possibility of electrons
tunneling through the dielectric is very less. Figs. 17 and
18 show the comparison of the data with Frenkel–Poole
and Schottky mechanisms. Further analysis revealed that
the conduction mechanism in the annealed sample matched
with both Ohmic conduction and Space Charge Limited.
However, the Space charge power number obtained from
fit is close to unity or in other words J  E which is similar
to the Ohmic conduction relation from Table 2
(J  EexpðDEae
kBT
Þ). So we can safely conclude that Ohmic
conduction is the dominant mechanism in this sample.
There is a plausible explanation to this assumption. Current
conduction in the ohmic mechanism is governed by a
hopping mechanism, where the electrons hop between the
defect states present in the dielectric (Perera et al. 2003).
These defect states could be due to the formation of mobile
interstitial Si species (Dutta et al. 2011). During the anneal,
O2 diffuses into the dielectric and reacts with the bulk Si at
the dielectric–substrate interface. The oxidized Si, then
occupies a larger volume, thus, generating mobile inter-
stitial Si species. It is reasonable to conclude that the O2
anneal has changed the dominant conduction mechanism
from multiple in unannealed sample to a dominant ohmic
conduction in the annealed sample. This way, by carefully
changing the process conditions, the type of conduction
mechanism occurring in the dielectric can be effectively
controlled. Fig. 19 shows the Ohmic conduction fit with
measured data. The electron activation energy was found to
be 1.08 eV from the fit.
Fig. 16 J vs. E characteristics of sample 2b at different temperatures
Fig. 17 Comparison of the experimental data with possible mecha-
nisms in sample 2b. The mismatch for Frenkel–Poole with measured
data is shown
Fig. 18 Comparison of the experimental data with possible mecha-
nisms in sample 2b. The mismatch for Schottky emission with
measured data is shown
Fig. 19 Ohmic plots of experiment and simulated data in the region
0.4–1.7 MV/cm
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Conclusions
MOS capacitors with PVD Al2O3 as dielectric were fab-
ricated. The effect of O2 anneal on the current transport
mechanism of Al2O3 was studied. Table 4 lists out the
conduction mechanisms observed under different operating
fields for each sample. The table also summarizes the
inference made from the analysis. It is observed that
annealing in O2 improves the barrier height at the gate
electrode–dielectric interface, thus reducing the leakage
current. Reduction in current conduction can improve the
reliability of devices operating under extreme conditions.
Multiple mechanisms play a role in the unannealed sample,
which makes the prediction of electrical characteristics and
reliability very difficult. We also found that the high-tem-
perature O2 anneal has completely transformed the con-
duction mechanism of the dielectric. The above analysis of
current transport mechanisms in different regions of oper-
ating fields for Al2O3 will give a broad insight and help
choose the appropriate voltage range for operation for
Al2O3-based memory devices. The role of process condi-
tions in modifying the conduction mechanism occurring in
the dielectric is more clear and these observations will help
improve the process conditions for Al2O3 and its reliability
for CMOS logic and Flash memory applications.
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